---
title: "8-16K Switch for Cheetah 64K RAM Pack"
type: "article"
slug: "8-16k-switch-for-cheetah-64k-ram-pack"
url: "http://localhost/article/8-16k-switch-for-cheetah-64k-ram-pack/"
markdown_url: "http://localhost/article/8-16k-switch-for-cheetah-64k-ram-pack.md"
published_at: "2026-03-14T00:02:05+00:00"
modified_at: "2026-03-14T00:02:06+00:00"
featured_image:
  url: "http://localhost/wp-content/uploads/2022/04/20230809-041332.jpg"
excerpt: "Detailed hardware modification for adding a DPDT switch to the Cheetah 64K RAM pack, allowing the 8-16K address block to be disabled so incompatible ROM cartridges (e.g., word processor modules) can be used simultaneously. Requires cutting two PCB traces (from IC4 pin 14 to the ROMCS edge connector and from IC4 pin 14 to IC3…"
category:
  - name: "Timelinez"
    slug: "timelinez"
    taxonomy: "category"
    url: "http://localhost/category/periodicals/timelinez/"
post_tag:
  - name: "Hardware project"
    slug: "hardware-project"
    taxonomy: "post_tag"
    url: "http://localhost/tag/hardware-project/"
  - name: "TS 1000"
    slug: "ts1000"
    taxonomy: "post_tag"
    url: "http://localhost/tag/ts1000/"
model:
  - name: "Timex/Sinclair 1000"
    slug: "ts-1000"
    taxonomy: "model"
    url: "http://localhost/model/ts-1000/"
indiv:
  - name: "Doug Hoiles"
    slug: "doug-hoiles"
    taxonomy: "indiv"
    url: "http://localhost/indiv/doug-hoiles/"
publication_r:
  id: 21571
  title: "Timelinez"
  type: "periodical"
  url: "http://localhost/periodical/timelinez/"
authors_r:
  - name: "Doug Hoiles"
    slug: "doug-hoiles"
    taxonomy: "indiv"
    url: "http://localhost/indiv/doug-hoiles/"
volume: "2"
issue: "10"
issues_articles:
  - id: 38809
    title: "Timelinez v2 n10"
    type: "issue"
    url: "http://localhost/issue/timelinez-v2-n10/"
pages: "6"
pubdate: "October 1984"
archive_link: false
---

# 8-16K Switch for Cheetah 64K RAM Pack

Detailed hardware modification for adding a DPDT switch to the Cheetah 64K RAM pack, allowing the 8-16K address block to be disabled so incompatible ROM cartridges (e.g., word processor modules) can be used simultaneously. Requires cutting two PCB traces (from IC4 pin 14 to the ROMCS edge connector and from IC4 pin 14 to IC3 pin 12) and soldering four switch wires plus two jumpers. Works by blanking the column address strobe (CAS) for the 0-16K dynamic RAM refresh cycle when switched out.